Panel no.235

(072-235)

Switch

(red)

Switch

SRA202B

Switch

SRM1025

Switch

SLR-823

Switch SLR-322 (001-231)

Switch

KCA10037

(001-273)

(001-246)

Knob No.67

(016-067)

(001-243)

(001-244)

(019-013)

SRMlolC

(001-242)

Knob no.44

(016-044)

LED SLP-131B-

CR-78 SERVICE NOTES

Pots.

Cabinet No. 113

(TS-1)
WRITE 8 16 COMBI TRIGGER OUT START/STOP VARIATION HIGH IMP

(081-113)

LYE6BOO1-10KB

Pot.

LYE6B001-50KB

Swith

SUF53

(001-241)

(016-080)

Knob No.80

Base (foot) No.20

(111-020)

SUFB2 (001-240)

Switch

Jacks SG7622 #8 (009-012)

(029-411)

(029-410)Knob No.48 (016-048)

Pot.

Pot.

EVHCOAP25B14

EVHCOAP25B15

(001-215) 100V

LED SLP-131B red

Switch

Switch

Switch

Switch

(001-239)

White

SUFA2

(016-008) Gray

016-086) Red

016-087) Green

(016**-**088) Yellow (016**-**089) Blue

(016-085)

SLR-322 (001-231)

KCA10037

(001 - 273)

SLR-323

(001-245)

Knob No.81 (016-081)

(019-013)

(026-021)

(026-024)

(016-043)


[Switch

SDG5P

Knob No.43


#### SN74LS174.

SN54174, SN54LS174, SN54S174 . . . J OR W PACKAGE SN74174, SN74LS174, SN74S174 . . . J OR N PACKAGE



# SN74LS175, F40175

SN54175, SN54LS175, SN54S175 . . . J OR W PACKAGE SN74175, SN74LS175, SN74S175 . . . J OR N PACKAGE



#### NOTE:

In using F40175, refer to note on page 8.

#### QUADRUPLE D-TYPE FLIP-FLOPS

## FUNCTION TABLE

(EACH FLIP-FLOP)								
	NPUTS	OUTPUTS						
CLEAR	CLOCK	D	a	ã†				
Ļ	×	×	L	н				
н	<b>†</b>	Н	н	L				
н	1	L	L	н				
н	L	х	Q <sub>0</sub>	ō۵				

- H = high level (steady state)
- L = low level (steady state)

SN54H04 (J)

SN54L04 (J)

SN5400 (J)

SN54H00 (J) SN54L00 (J)

SN54S00 (J, W)

- X = irrelevant
- 1 = transition from low to high level Q0 = the level of Q before the indicated steady-state
- input conditions were established

HEX INVERTERS

SN54LS04 (J, W) SN74LS04 (J, N)

SN54S04 (J, W) SN74S04 (J, N)

QUADRUPLE 2-INPUT

W 13 12 11 18 3 3 1 3 Y


SN54LS00 (J, W) SN74LS00 (J, N)


SN74H04 (J, N)

SN74L04 (J. N)

SN74L00 (J. N)

† = '175, 'LS175, and 'S175 only







Ì	INPUTS						OUTPUTS						
	ENA	BLE	S	ELEC	T	0017013							
1	G1	G2*	С	В	Α	YO	<b>Y</b> 1	Y2	<b>Y3</b>	Y4	Y5	Y6	<b>Y</b> 7
	х	Н	х	×	X	Н	Н	Н	Н	Н	Н	Н	н
	L	X	×	×	×	н	н	Н	Н	н	н	н	н
	н	L	L	L	L	L	н	Н	Н	н	Н	Н	Н
	н	L	L	L	н	н	L	н	н	н	н	Н	н
	н	L	L	н	L	н	н	L	н	н	н	Н	н
	н	L	L	н	н	н	н	Н	L	н	н	н	н
	н	L	н	L	L	н	н	н	Н	L	н	Н	Н
	н	L	н	L	н	н	Н	н	Н	н	L	Н	Н
	н	L	н	н	L	н	н	Н	н	н	н	L	н
	н	L	н	н	н	н	н	Н	Н	н	н	Н	L

# **DECODERS/DEMULTIPLEXERS**

SN54LS138, SN54S138... J OR W PACKAGE SN74LS138, SN74S138... J OR N PACKAGE



#### 'LS138, 'S138



#### 'LS138, 'S138 FUNCTION TABLE

INPUTS							,	N IT	PUT	•		
ENA	BLE	SELECT					`		-	<u>.                                    </u>		
G1	G2*	С	В	Α	YO	<b>Y</b> 1	Y2	<b>Y</b> 3	<b>Y4</b>	Y5	Y6	<b>Y</b> 7
х	Н	Х	×	×	Н	Н	Н	Н	Н	Н	Н	н
L	X	×	×	X	н	н	Н	Н	Н	н	Н	н
н	L	L	L	L	L	н	Н	Н	н	н	Н	Н
н	L	L	L	н	н	L	Н	Н	Н	Н	Н	Н
н	L	L	н	L	н	н	L	Н	Н	н	Н	Н
н	L	L	н	н	н	н	Н	L	н	н	н	Н
н	L	н	L	L	н	н	Н	Н	L	н	Н	Н
н	L	н	L	н	н	Н	н	Н	н	L	Н	Н
н	L	н	н	L	н	н	Н	Н	н	н	L	н
н	L	н	Н	Н	Н	Н	Н	Н	н	Н	Н	L

\*G2 = G2A + G2B H = high level, L = low level, X = irrelevant

# (001-216) 117V (001-217) 220/240V

#### F4013 TRUTH TABLES


SYNCHR INPL		OUTPUTS			
CP	D	Q <sub>n+1</sub>	$\overline{a}_{n+1}$		
7	L	L	Н		
Ţ	н	Н	L		

ASYNCH INP	RONOUS UTS	ОПТ	PUTS
SD	CD	Q	ā
L	Н	L	Н
Н	L	Н	L
Н	Н	L	L

- = LOW Level
- = HIGH Level
- ≈ Positive-Going Transition

#### F4001 QUAD 2-INPUT NOR GATE

DIP (TOP VIEW)



# Roland

Switch HSW0372-01-030

(001-206)

Buttons

LOGIC SYMBOL F4013

# CONNECTION DIAGRAM


1 🗆 🔾	$\bigvee_{V_{DD}}$	<b>□</b> ¹⁴
2 □ Ō1	02	13
3 CP1	$\vec{o}_2$	12
4 □ C <sub>D1</sub>	CP <sub>2</sub>	יינ
5 🗖 P1	CD2	10
6 🗖 SD1	D <sub>2</sub>	۹۵
7 □ ∨ss	S <sub>D2</sub>	Þ٠

The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.


#### Conditions: Sp = Cp = LOW


- Don't Care
- On+1 = State After Clock Positive Transition

LOGIC AND CONNECTION DIAGRAM



# **CR-78 BLOCK DIAGRAM**





(Top View)

**μPD8048** 

# **CR-78 CIRCUITS TIMING DIAGRAM**

Decoder


Decoder

Decoder

Decoder

Decoder

←1 cycle—×



Decoder 12

Decoder 13

Decoder 14

Decoder 15

K-1 cycle->

3ms

IC112, IC113 latch

IC114 latch

¥ IC115 latch

k—1 cycle →


10ms

no connection

( TEMPO full clockwise)

#### One chip michrocomputer µPD8048C—015

The uPD8048 is an 8-bit parallel computer fabricated on a single sillicon chip. The 8048 contains a 1k x 8 ROM program memory, a 64 x 8 RAM memory, 27 I/O lines, an 8-bit timer/counter and clock circuits. Used in the CR-78 is a  $\mu PD8048C-015$  version in which the programs and data dedicated to the CR-78 are stored in program memory.



←1 cycle →

10ms

# **CIRCUIT DESCRIPTION**

The CR-78 is a computerized rhythm machine whose rhythms are controlled by the resident computer through internally stored programs. Rhythms other than stored can be programed as desired by using the built-in expansion ROM and RAMs. Sequential program order is outlined in the flow chart and the timing diagram shows relationship among principal circuits waveforms. (see previous page) The following description is composed of two sections: General Introduction and Detailed Function. Title numbers refer to those in flow chart.

#### GENERAL INTRODUCTION

#### 1. POWER ON

When power is first applied, two oscillators start oscillation: MASTER OSCILLATOR, determines rhythm tempo, ranging from  $5 \mathrm{Hz}$  to  $100 \mathrm{Hz}$ ; CLOCK GENERATOR, generates timing pulses for the 8048 in each step cycle.

#### 2. 2B. SWITCH SANNING

Even in the stop mede, the computer needs to store a data on switching status so as to output rhythm patterns immediately after the START/STOP switch is depressed. And also a status data is needed at the beginning of a measure. The switch reading to obtain a switch set-up data is refereed to as switch scanning.

From Port 2 of 8048, signals are routed through the Decoders IClO7 and IClO8, and the switch matrix to Port 1. Combination of two port's pins according to switch settings becomes a data on switch status. After a rhythm runs, scanning is done once for each measure.

#### 3. PROCESSING and PREPARING DATA

The 8048 prepares the next data according to the internal program based on switch scanning data.

#### 4. SCANNING CANCEL VOISE SWITCH

Since switch scanning is performed once for one measure during rhythm running, switching during the measure is effective in the subsequent measure. However, "CANCEL VOICE" is scanned every cycle to cancel the unwanted voice at once whenever it is specified.

#### 5. SENSING START/STOP SWITCHING

As long as T1, the START/STOP sensing input terminal of µPD8048 is kept low, the program routine is not allowed to break loop through 1-5, returning to 1. When the START/STOP switch is pushed while a rythm stops, T1 is pulled to high to start a rhythm and falls to low when the START/STOP is pushed again(stop)

#### 6. SENSING MASTER OUTPUT FALLING

Although each circuit operates its given task in sequence under the control of timing pulses from the CLOCK GENERATOR, each program step must keep pace with oscillation of the master osc. (rhythm tempo) by sensing the falls and rises of waveforms of the master oscillator.

A program step proceeds to the next step when the master's trailing edge goes to negative.

#### 7. SENSING WRITE SWITCHING

When the WRITE switch is tapped, the write hold circuit ICll8 is set, applying high level to INT, and causing program routine to jump to 7B.

#### 7B. WRITING PROGRAM RHYTHM

Scanning signals from  $\overline{6}$  and  $\overline{7}$  of the decoder IC-108 tell the computer which position of INSTRU-MENT and which PROGRAM push switch is selected. Then the data on PROGRAM rhythm are stored into the RAMs IC102 and IC103 under the control of a program from the ROM IC104. The RAMs provide memory size for two measures for each voice.

#### 8. SENSING MASTER RISING

The computer executes a program, synchronizing its step with a rhythm tempo. As soon as TO receives the rise of a master square, 8048 starts to produce rhythm patterns by sending data and control signals out from Port 1 and 2.


#### 9. OUTPUTTING DATA

The Port 1 this time serves as an output port, feeding data for rhythm patterns (VOICES) and LEDs (TRACK) to the latenes IC112-IC116 which selectively latch them in sequence under the control of signals coming from the Port 2 through the Decoder IC107. The computer performs the entire loop once for one cycle of master oscillator and 48 times per measure.

# FUNCTION -Detail-

#### 1. POWER ON

Resetting of the START/STOP fliflop IClO9A inhibits a rhythm from running by holding Tl of uPD8048 at low level until the START/STOP switch is first tapped. When power is on, since the both pins 12 and 13 of IClllA are grounded momentarily, its output (pin 11) level swings to high resetting the RS flip flop IC109A which in turn develops high output at pin 2, setting Tl level to low (through Q5-Q7, IC117A and Q11). Pins 12 and 13 of IC111 will go positive as Clo3 charges, but IC-109A output is kept high until the START/STOP switch is depressed.




#### 2. NO DETAIL

#### 2B. SWITCH SCANNING

Switch scanning cycle initiates to generate internally programed binary signals from the Port 2, P24-P27, feeding them to IClO8, binary-to-hexadecimal decoder, from which decoded signals are routed to respective switch groups. From the decoder only one pin outputs negative going pulse while the rest pins output H, and the next pin outputs H with the rest L. These outputs of signals occur in sequence within a time interval of microseconds and repeats over and over again every few milliseconds

until the START/STOP switch is depressed to run the rhythm. After running, scanning siganls are outputed once at the onset of a measure. This means that changing of any switch setting during a measure is ignored by the computer unless switch setting is kept unchanged until the next scanning.

Similarly, changing the MEASURE of VARIATION in AUTO mode will be made into effective only after previousely specified measure(s) has passed.




In MANUAL mode, VARIATION change during a measure is enabled at the beginning of the next measure by holding that changing information until the next scanning is performed.


For this purpose the MANUAL VARI hold circuit is used which consists of ICll9. When the START/STOP switch is pressed while a rhythm stops, the RS flip flop ICll9 (pins 1-6) is reset by a pulse from  $\overline{0}$  of ICl08, switching pin 3 to H and pin 6 to L.

Depressing the MANUAL switch during rhythm running sets the FF IC119A/B, holding pin 6 or pin 13 at H. When a master output goes low, a scanning pulse is generated from  $\overline{4}$ of IClO8.after inverted it is NANDed by IC121, with pin 13 input, causing pin ll to develop a negative going pulse which is detected by the 8048 through Pl6. this is MANUAL "ON" information.

After scanning, a reset pulse is applied from  $\overline{0}$  of IClO8 to pin 2 through the NAND circuit ICl19D.

- 3. NO DETAIL
- 4. NO DETAIL





#### 5. SENSING START/STOP SWITCHING

The START/STOP FF IC109A receives a positive going pulse each time the START/STOP switch is pushed, switching its output H or L and holding it until the next push is made. Pushing the START/STOP switch applies a positive pulse to pin 3 of the START/STOP FF IC-109A causing it to have a high or low output until the START/STOP switch is pressed again. The output from the FF is applied through Q5.Q6 and OP-100 to pin 6 of the comparator IC117A which provides a reference voltage at pin 5. When an input to pin 6 of the comparator exceeds the reference voltage of pin 5, the comparator senses it, sending output to: 1. Tl of 8048 to start the rhythm. 2. the master oscillator and  $\dot{8}$  and 16 beat dividers IC109B and IC110 through the one shot pulse generator IClll (pins 1-6) to reset them and to synchronize their starts. When the voltage at pin 6 of the comparator

drops below the reference voltage, low out-

put is applied to Tl to stop the rhythm.

However, if the FADE IN or FADE OUT switch is in closed position, voltage swing at Tl is delayed behind START/STOP switching due to the time constant in the fade circuit.(detailed later)

#### 6. MASTER OSCILLATOR

The master oscillator output waveform has a duty ratio of over 50%.

When the WRITE switch is tapped, the WRITE FF IC-118 is set, applying high output to INT pin of 8048 which will go low when the master output falls. This is a "WRITE ON" information to the computer, upon receiving the "write on" information, switch scanning pulses are sent from  $\overline{0}$ ,  $\overline{7}$ ,  $\overline{9}$  and  $\overline{10}$  of the decoders and associated data are memorized into external RAMs IC102 and IC103. The circuit configuration and function of the WRITE FF are much the same as in the MANUAL FF except for reset timing.


As shown in the figure, whenever the write switch is tapped, as long as it is occured during master's high level period, information is recognized by the computer when the master output

### **CR-78**

## **JUNE 20, 1979**

falls, however, if the write switch is tapped during low level period, it is treated as it is occured during the next high level period, and then, sound is reproduced, being delayed by  $\frac{1}{2}$  cycle of the master oscillator.

The longer high level period of the master oscillator waveform is intended to compensate for delayed timing of key operation.



#### 7. NO DETAIL

#### 7B. WRITING PROGRAM RHYTHM

As described in section 6, when the write switch is tapped during a measure, information on PROGRAM rhythm are stored in RAMs at the sbsequent master square trailing edge, and INT of 8048 receives H input from the write hold circuit which consists of ICl18 which functions in the same way as in the MANUAL VARI.( in this case reset pulse is fed from pin 14 or  $\overline{9}$  of ICl07).

When the write switch is depressed during a measure, H level is applied at INT pin and is held until master falls, this is "write on" information, and the computer detects through switch scanning (pulses from  $\overline{6}$  and  $\overline{7}$  of IClO8) which of PROGRAM switches and which position of INSTRUMENT switch is selected.

The selected INSTRUMENT is first stored into RAM, then rhythm patterns are stored.

When the same instrument has been addressed in the RAM track, rhythm patterns being written are added to the patterns previously stored in the RAM and will not be stored in another track independently.

Required bit numbers for two measures are:
4 (PROGRAM) x 4 (INSTRUMENT) x 96 steps (48 x 2)
= 1536 bits.

Data transfer to/from RAMs and ROM are performed as follows:

ALE (Address Latch Enable)

This signal occurs once for 15 Clock Generator frequency, that is, 250kHz, and latches address being outputed from DB, through internal program, delivering the latched signals to RAMs and ROM.


ROM (IC104)

Program memory addressed by the address signals from the lateches IClO5, IClO6 and P20 and P21 is fetched when PSEN is low at 2B and 7B of the flow-chart.


#### RAM (IC102, IC103)

Stored data are read when  $\overline{RD}$  is low at 2B and 7B of the flow chart. Information are stored when  $\overline{WR}$  is low at 7B of the flow chart.

# CYCLE TIMING FOR EXTERNAL DATA MEMORY (RAM) WRITE/READ



# CYCLE TIMING FOR EXTERNAL PROGRAM MEMORY (ROM) READ




# 8. 9. DATA OUTPUT - LATCH CIRCUITS -


When the program proceeds at data output routine, Port 1 this time acts as an output put port since it is a bidirectional port, representing the data through internal program memory or external ROM and RAMs, data are sent from PlO-Pl7 to ICll2-ICll6 latch circuits whose clock input pins receive latch signals from port 2 via decoder ICl07. When a latch pulse goes positive while a data signal is fed onto the clock pin, the data is latched and sent to the VOICING circuit or LED. When the latched data is for voicing, it is applied after inverted and amplified by a buffer.

There are three kinds of latched outputs, as the master output goes negative, Qs and  $\overline{Q}$ s of IC112-IC114 are cleared, maintaining their pulse lengths almost the same as the master wave length.

On the other hand,  $\overline{\mathbb{Q}}s$  of IC115 and IC116 are held L until the next latch signal comes since these clear pins of IC115 and IC116 are not connected to the master oscillator output.

Note: since the time interval between pulses within the arrows marked by \* is 70µs, they are considered to occur at the same time.





#### = FADE and ACCENT =

As described in section 4, the FADE circuits on OP-100 are enabled when the FADE IN and/or FADE OUT swithches are turned on to make the rhythm sounds gradually louder (VCA) as a rhythm starts and to stop the rhythm (T1) as sounds die away.


These timings are determined by the RC constants in the FADE circuits.

Accent pulses are also affected by the FADE circuits in amplitude ratio and are mixed with the sound control voltage in the summing amp. ICl17 from which incorporate control voltages are sent to the VCA on the VG-l1 to control rhythm volume.


#### = SOUND KILLER =


These circuits "kill" undesired sounds resulted from transient voltages on their way to output:

- 1. When power is on, Q512 on the VG-11 is not supplied enough collector voltage to amplify a input signal until C558 charges to some extent.
- 2. When power is off, C558 discharges through Q535 and Q532 on the VG-11, grounding pin 1 of VCA IC502.
- 3. The circuit comosed of Q12 and Q13 on the GL-9 is identical and functions in the same manner as the circuits described above, but is used to protect the RAMs and to prevent disorderly running of 8048.









GL-9A (142-009A) (Etch mask 052-438A) Serial No. 780700-821050 **Use GL-9B for replacement** 

> GL-9 only Serial no. up to 780699


GL-9 Circuit Board is the same as GL-9A except for portion shown left and following parts are attached on the foil side.

R202, R201, R105, C105


For the decoder (IC112, 113, 115,116) two kinds of logic IC are available; TTL (74LS175, or equiv. ) and CMOS (74C175, 14175, or equiv.).

When CMOS type is used as a replacement for TTL, pin 1 of IC115 and IC116 must be connected to +5V supply through a 10k-ohm as shown in below right (R212, R213).


When TTL is used, the 10k ohms resistors become optional.



# OP-100A (149-100A) (Etch mask 052-449A)




# view from foil side



0<u>P-100</u>

Serial no. up to 780699
Use OP-100A for replacement


# RS-15A (148-015A) (Etch mask 052-052-444A)




# view from foil side

RS-15

Serial no. up to 780699 Use RS-15A for replacement



# RS-14 (148-014) (Etch mask 052-445) view from foil side





GL-9B (142-009B) (Etch mask 052-438B) Serial No. 821051 and higher

MPD 8048-015 ICloq.110 MC14013 B IC 102.103 PPD5101C-E IC 111 IC104 Am 2708DC-023 IC114 74LS174 IC105.106 7415175 IC107.108 74LS/38

MCHOOIB ICHT JPC4558C ICH8.119 74L500 IG0~122 A(except Q12) 25C1815GR 151588 SLP/3/B

# RS-17 (148-017) (Etch mask 052-446) view from foil side





8 RD 9 PSEN 10 WR

ALE

2

The GL-9 and GL-9A circuits (S/N up to 821050) are the same as the GL-9B circuit shown above

except for the portions indicated by the double dotted lines, (1, 2,3, 4,).
The GL-9 and GL-9A circuits for these portions

are shown on page 8.

ÐIII

Battely

GL-9B

4N-DONA

47/16

LOGIC & RHY' SWs CIRCUIT DIAGRAM


# Jack 50 DISO 50 TO (26) OF GL-9 (GND) R250 ES221 FOR (76) OF GL-9 Colect Write Variation of OP-129 independently of OP-104.


# VG-11A (143-011A) (Etch mask 052-437A) Serial No. 780700 and higher

Ç	2501-513	2SC900-F	IC501	MC14069
Ç	2514-532	2SC1815-GR	IC502	BA662
Ç	2533	2SC828-R(NZ)	IC503	uA78M05
Ç	2534 <b>-</b> 535	2SA1015-Y	IC504	uA78M15
Ι	)500 <b>–</b> 526	1S1588	IC505	µA78L05


Components on foil side:

VG-11 - R645, C592 VG-11A- D533







In the dotted lines shown are circuit configuration and components of



# OP-103A (149-103A) (Etch mask 052-447A) view from foil side







(009-012)

8#

SG7622




#### RHYTHM PATTERNS



















BOSSA NOVA
















ROCK-4








# **CR-78**

# **ADJUSTMENT & CHECKING**

- 1. MASTER OSCILLATOR FREQUENCY (RHYTHM TEMPO)

  Connect an oscilloscope to Ql collector or pin 76 on GL-9.
- 1-1. Set TEMPO knob to full clockwise position (10). Adjust VR101 for T = 10ms.
- 1-2. Turn the TEMPO control fully counterclockwise. Adjust VR102 for T=10ms. Bottom half must be perfectly square.



2. FADE TIME

To be adjusted after step 1 is finished.

With rhythm (may be SAMBA-B) running, turn TEMPO fully clockwise.

Set FADE OUT to SHORT.


Depress START/STOP button.

- 2-1. When sound becomes inaudible, count the number of LED flashes until the LED stays on steadily. Factory set ranges 4 (1.5sec) to 55 (2.4sec).
- 2-2. To adjust, turn VR103 on GL-9.
- 3. RHYTHM VOICE

Figures in the table at the right show factory standard and may be slightly deviated for personal taste or to meet frequency response of an amplifier being used.

Set all rhythm buttons to "off".
Depress START/STOP button to start the rhythm.

VOICE	E	Oscilloscope Frequency		Remark Decay time			Amplitude					
to be addjus ed		H IN	V	IN	Adjust	fo ms	r Hz	(-) non- adjustable: just check	Adjust	for ms	Adjust	for Vpp
	To gate each VOICE circuit, BD through LC: connect TS-1 to WRITE jack and tap it as necessary with INSTRUMENT SELECTOR set to the voice to be adjusted.								ENT			
BD		or -			VR57	16	62.5	w BALANCE set to the lowest	VR58	100	-	0.4
SD		cto F.	34			3.0	340(I		-	60	VR61	0.4
RS		lecto EXT.	in			6.67	1480			5		0.8
HH		col at	മ			BALANCE		Adjusting	_	60		0.4
CY		L +	40		to th	e highe:	st.	VR60 on any one VOICE -	_	350	VR60	0.4
M		- G & -	c t	VG-11				makes all.		20		0.4
C		to   TG•	onnect			0.43	2630		_	18		0.15
HB		CH CH	00	on	VR51	1.66	600		VR52	40	_	0.15
LB		connec			VR53	2.5	400		VR54	40		0.15
FC		CO ₩İ			VR55	4.8	208		VR56	150	_	0.3
		To gat	te (	CB vo	ice cir	cuits,	short	Q527 (on VG-)	ll) acro	oss C-	E	
CB	Н			L- ctor	VR67	1.25	800	Shift scope V IN to		60		0.2
СВ	L	INTERNAL	Q53 collec		VR68	1.8	555	pin 34 on VG-11				
		to INJ		SI Pt	lide ADI ush in (	D VOICE CYMBAL-H	knobs HIGH H	upward,( Tb, AT (CANCEL VO	GU, MB ICE) wh	, respendence	pective justing	ly). MB.
ТЪ		1	Piı	n 34	_		_			220	VR62	0.25
GU	Н	TRIG.	on		VR59	8.0	125	ı		_	VR63	0.3
	L	1	1	-11	VR59	13.0	77	1				_
	Н	reset		501 n 8	VR64	0.162	6170	Shift scope				
MB	M			501 n 4	VR65	0.178	5620	V IN to pin 34 on	_	50		0.35
	L			501 n 10	VR66	0.245	4080	VG-11				



	DADTO LICT		
	PARTS LIST		ICs
		179-022	µPD8048C-015 computer
081-113	Cabinet no.117	Т	here are some versions of 8048.
111-020	Base no.20 (foot)	E	ach has an exclusive resident
072-235	Panel no.235	p S	rogram. pecify 8048C-015 for the CR-78
076–356	Name plate no.356 rear OUTPUT-COMBI.	r	eplacement.
076 <b>-</b> 367	Name plate no.367	179-023	AM2708P-023 ROM
	rear EXT. CLOCK-WRITE	020-181	μPD5101C-E RAM
061-218	Chassis no.218 front	020-141	*74LS175N (TTL)
061-219	Chassis no.219 main	020-196	*14175B or 74C175 (MOS)
061-220	Chassis no.220 rear	000 064	*refer to GL-9A parts layout
061-234	Chassis no.234 sub	020-064	
061-235	Chassis no.235 sub	020-180	74LS174N
061-236	Chassis no.236 sub	020-138	
	TANADA DIIMMANA	020-124	
	KNOBS. BUTTONS	020-120	74LS00N
016-043	Knob no.43 TEMPO	020-084	MC14069BCP
016-044	no.44 FILL. MEASURE.	020-041	MC14013BCP
	INSTRUMENT. ACCENT	020–169	MC14001BCP
016-080	No.80 CLEAR. CANCEL	020-160	BA-662B VCA
016-081	No.81 power switch	020-073	µA78M15 regulator +15V
016-048	No.48 slider	020-197	µA78M05 or µA7805 +5V
016-067	No.67 MEMORY-ALL	020-198	µA78L05 –5V
016-008	Button No.8 gray		
016-085	No.85 white		
016-086	No.86 red		DIODES
016-087	No.87 green	,	LIODES
016-088	No.88 yellow	018-059	1\$1588
016-089	No.89 blue	018-082	W-02 bridge 1.5A
		019-013	
	COILS. TRANSFORMERS		100
000 070	G-17 70 .45 .II	•	SWITCHES
022-030	Coil no.30 45mH		
022-031	no.31 1R	001-215	Power SDG-5P 100V
022 <b>-</b> 033	no.33 3R 700mH	001-216	SDG-5P 117V
022 <b>-</b> 124N	PT no.124N 100V	001-217	SDG-5P 220/240V
022 <b>-</b> 124C	PT no.124C 117V	001-273	KCA10037 keyboard
022 <b>-</b> 124D	PT no.124D 220/240V	001-206	HSW-0372-01-030 slide 8,16,COMB
		001-243	SRM1025 rotary MEASURE
n		001-242	-
1	TRANSISTORS	001-239	SUFA2 push gang ROCK-DISCO 2
017-105 2	2SA1015-Y	001-240	SUFB2 push gang WALTZ-
077 106 (	2801 81 5 _GR	0.07	2

001-231

001-245

001-246

001-241

001-244

SLR322 lever Rhythm A/B. AUTO/MANU.

SUF53 lpush gang CLEAR. CANCEL VOICE

SLR323 lever FADE IN/OUT

SLR823 lever MEMO/PLAY/ALL

SRA202B rotary INSTRUMENT

017-106 2SC1815-GR

2SC900-F

017-046 2SC828-R (NZ) for noise

017-021

CR-78	3		JUNE	20, 1979
	PCBs		MISCELLANEOUS	,
143-011A	VG-llA(etch mask 052-437A)	000 070		
142 <b>-</b> 009B	·	009-012	Jack SG7622	
148-014	RS-14 (WALTZ-)(052-445)	012 040	IC Sockets	40
148-015A	RS-15A (VARI.MEASURE) (052-444A)	012-040 012-041	ICC30-040-350G ICC30-024-350G	40-pin 24-pin
148-017	RS-17 (PROGRAM. ROCK-) (052-446)	012-042	ICC30-022-350G	22-pin
149-100A	OP-100A (052-449A)	047-003	Line cord strain	relief BU48
149-103A	OP-103A (052-447A)	047-023	Cord clamp 1702B	
149 <b>-</b> 104A	OP-104A (052-464) (use 104A as a replacement for OP-129)	120-001	Long nut (spacer no.1 3x10mm	stand off)
	For the replacement, use PCBs			
	listed above, interchangeable			
	improved versions.			
	POTENTIOMETERS			
026-024	EVHCOAP25B15 lOOKB TEMPO	PA	RTS ORDERING INFOR	MATION
026-021	EVHCOAP24B14 10KB ACCENT	When c	ordering parts, be	gure to
029-410	LYE6BOO1-10KB VOL. ADD VOICE		te the following	
029-411	LYE6B001-50KB BALANCE		ation:	
	Trimmers	l. Mod	el and Serial Numb	er
028-001	EVTR4A00 (SR19) 500	2. Par	t Number	
028-003	EVTR4A00 (SR19) 5K		t Name	
028-004	EVTR4A00 (SR19) lOK		necessity for a ne	
028-005	EVTR4A00 (SR19) 20K		rises, please write	
028-006	EVTR4A00 (SR19) 50K		bing the parts loca	
028-007	EVTR4A00 (SR19)lOOK		on as well as mode number of the uni-	
,	CAPACITORS			
032-095	0.47mfd 35V K tant.			
035 <b>–1</b> 09	ECQM6103KZ 600V polyester			
	FUSES. FUSE CLIP			
008-024	SGA 0.5A prim. sec +5V 100/117V			
008-026	SGA 1A sec +15V 100/117V			
008-022	SGA 0.125A sec -5V 100.117V			
008-053	CEE T50mA sec -5V 220/240V			
008-060	CEE T250mA sec +15V 220/240V			
008-062	CEE T400mA sec +5V 220/240V			
008-060	CEE T250mA prim/sec +15V	,		

relief BU4801

012-003

220/240V

Clip TF-758

## **CR-78**

## RECHARGEABLE BATTERY CHANGE

# MANUAL CHANGE INFORMATION

4N-100AA (5.6V)

N-SB3 (3.6V)

Serial no. up to 862899

Serial no. 872900 and higher

(no name is given on the face of the battery)

(name is definitely printed on the face)

GL-9 with N-SB3

ADJUSTMENT page 15

on the service notes.

CORRECTION

**VG-11A** 

1-2. T = 10ms ---- 200ms 2-1. 4 to 55 ----- 4 to 5

Fulfilled part designation — not denoted or misprinted

#### GL-9 with 4N-100AA

1. Dl09 is removed at the factory to increase charging current. However, there are some products having D109 on the market. REMOVE D109 on the first ocassion.

(after Dl09 removed)

2. Never turn on the power switch with 4N-100AA

DISCONNECTED.


D109

HIGHER voltage will

Battery 41/6 4NlOOAA

GL-9B


ruin IC102 and IC103.




and R237 are harmful to N-SB3, remove them be-


IC pins and patterns

12





misregistered



Battery

nnnnnn